Amr Elshazly

Home | About Me | Favorite Links | My Resume | Contact Me

My Resume

To share my knowledge and enhance my skills

Education

M.Sc. Electrical Engineering, Electronics & Communications Department, Ain Shams University, Cairo, Egypt ,
Advisor : Dr. Mohamed Dessouky , Hani F. Ragai

Title : " Clock and Data Recovery (CDR) for High Speed Serial Links"
GPA: 3.9/4, Expected Graduation Date (Thesis): July 2007

B. Sc. In Electrical Engineering: Graduated from The Electronics and Communication department,
Faculty of Engineering, Ain Shams University in July 2003.
Grade: Distinction with an honor Degree, (Five years Distinction, GPA: 3.94/4 ), Ranked 4th out of 160

email:

shazly@ieee.org

Experience

Teaching Experience


I have been appointed as a teaching assistant in the Electronics and Communications Engineering department, Ain Shams University from September 2003 till Now. I was responsible for teaching and evaluating the undergraduate students in the courses and labs listed below.

Subject
Semester
Digital Circuits
Fall Semester 2004, Fall Semester 2005

Electronic Circuits

Spring Semester 2004, Spring Semester 2005,Spring Semester 2006,Spring Semester 2007

Digital Circuits
Fall Semester 2004, Fall Semester 2005

Electromagnetic Waves I

Fall Semester 2006, Fall Semester 2005

Electromagnetic Waves II
Spring Semester 2004, Spring Semester 2003

Laboratories

Electronic Circuits Lab

Fall Semester 2003

Electromagnetic Waves Lab

Fall Semester 2003, Spring Semester 2004

Optical Lab

Spring Semester 2004, Spring Semester 2005

Communications Lab

Spring Semester 2005, Fall Semester 2005, Spring Semester 2006, Fall Semester 2006, Spring Semester 2007

Industrial Experience

August 2004 - May 2006


Part-time Design Engineer in AIAT inc. ( Advanced Innovative Applied Technologies), a startup company working in the field of Mixed-Signal and RF IC design services.

Achieved work:

1 Design of a Single Chip FM Receiver, for Malaysian company.
2 Design Kits Implementation (Foundry Support)
3 Design of an LNA in a 0.25um CMOS process (IP).
4 Design of a multi-output universal DC-DC converter using single inductor in a 0.18um CMOS process (IP).

PUBLICATIONS


Amr Elshazly, Khaled sharaf, "2 GHz 1V Sub-mW, Fully Integrated PLL for Clock Recovery Applications Using Self-Skewing ", IEEE, International Symposium of Circuits and Systems ISCAS2006, May 21-24, Island of Kos, Greece . pp.3213-3216

Resume.pdf

ELSHAZLY_ISCAS06.pdf

shazly@ieee.org